Verilog Editor
Analysis Results
Ready to Analyze
Edit your Verilog design on the left, then click ▶ Simulate to run hot-path analysis.
Edit your Verilog design on the left, then click ▶ Simulate to run hot-path analysis.